The design and high-level modeling of a multi-channel integrated circuit for infrared gas recognition suitable for low-power consumption are presented. The thermal compensation and independent programmability methods are used in all the main channel stages: sensor biasing, high-pass ltering and pre-amplication, blind cancellation, lock-in demodulation and A/D conversion. CMOS transistor subthreshold operation and circuit reuse techniques are widely applied in order to obtain a low-power and compact channel realization. Experimental results are presented for a 340µm×880µm channel integrated in 0.35µm CMOS technology reporting good agreement with electrical and higher level simulations. recognition [5] , which is done by means of passing an IR light beam through a chamber with the gas under test. An array of IR sensors and optical lters on the chamber's output measures the light power on dierent infrared frequencies.
Introduction
In recent years, an increasing demand for multi-channel processing systems has been observed in areas such as medicine, industry or home automation [1, 2, 3] . The large number of sensors present in these systems and their parallel processing have increased considerably the complexity of the electronic equipment needed for its appropriate functioning. In addition to this, a preference for a low-power consumption and reduced available area for portable applications have led to the use of very large scale integration (VLSI) technologies [4] .
In the present case, the multi-channel system we deal with is an infrared (IR) gas analyzer. Its principle of operation is based on the spectroscopic gas 2. Gas Recognition System Overview The gas recognition system based on IR spectroscopy of Fig. 1 is a portable unit with a wired or wireless communication with an external data unit and user interface. This allows its functioning in a large variety of places where the people could have restricted access. Basically, the pulsed IR emitter illuminates the gas under test inside the optical chamber, and the mirrors implement a multi-path cell to magnify the gas absorption losses. Once IR light reaches the sensor head, is rst split through a passive array of optical lters according to the interesting set of wavelength bins. Then, the array of IR thermal sensors translates the incoming light power into an equivalent change in resistance. Hence, the aim of the read-out integrated circuit (ROIC) is to supply a multi-channel interface between the IR thermal sensor array and the digital domain where the gas recognition is really performed. As part of the ROIC signal processing, each channel includes lock-in demodulation capabilities in phase with the IR emitter for improving the overall signal integrity. The minimum attenuation factor to be detected in the lock-in amplitude before and after the gas is inside the optical chamber depends on the minimum gas concentration and determines the dynamic range per channel.
Read-Out Integrated Circuit Channel
Each ROIC channel should meet the following specications according to the general view of the gas recognition system of Fig. 1 : built-in A/D conversion to minimize the overall noise bandwidth of the parallel processing system; no external components and reduced area to allow a compact packaging with the sensor array; high exibility to be compatible with dierent IR sensor types and process deviations; and very low-power consumption to avoid any temperature drift close to the IR thermal sensors and to maximize the battery life in portable applications. For these purposes, the channel architecture of Fig. 2 is proposed, where V com is the bias common voltage for the whole IR sensor array. Each CMOS read-out channel consists of a sensor bias current source, a pre-amplier with high-pass ltering capabilities, a linearized dierential to single-ended transconductor for the blind channel common disturbance rejection, a pulse density modulator (PDM) followed by a digital rst-order lter for the predictive A/D conversion and a digital serial I/O interface. Also, in order to achieve independent operation and to avoid crosstalk, all channels have their own built-in analog reference generator. Based on this scheme, each sensor is
async. counter Regarding CMOS integrated circuit design, the key bottle neck for this preamplication stage is the full integration of the low corner lock-in frequencies of the IR thermal sensors (typically below 50Hz) without the use of any external passive component per channel [8, 9] . To overcome this issue, the MOS-C highpass pre-amplier topology of Fig. 3 is proposed. Both high-pass ltering and voltage gain are implemented in the present single stage without any external component by using a MOS resistive circuit (MRC) operating in weak inversion (i.e. subthreshold). For high-frequency, the pre-amp behaves as a highly linear capacitive amplier yielding its gain factor (G) as a ratio between input (C A ) and feedback (C B ) capacitors: On the other hand, for low-frequency the NMOS feedback transistor M1 and its complementary PMOS transistor M3 supply a feedback path for DC decoupling. A feedback shorting switch is also added for a fast initialization of the pre-amplier (init high) even for very low corner frequencies. The tuning of the corner frequency itself is automatically obtained by introducing a matched transistor M2, which generates the suitable M1 gate potential (V tunen ) according to the tuning current (I fc ) and the dierential source potential (V fc ). The generation of the equivalent control V tunep for M3 is not shown here for simplicity. As M1 and M2 operate in weak inversion conduction and saturation, respectively, the corner frequency of the high-pass response is:
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being U t and I fceff the thermal potential and the eective tuning current respectively. Hence, this topology enables a multi-decade log control of f c through a compressed voltage range of V fc (e.g. f c ×10 ±3 requires just V fc ±173mV at room temperature). Such a V fc level is internally generated by the programmable circuit proposed in Fig. 4 :
The corner frequency can be scaled in a wide range even for high G factors
i.e. low absolute C B values in (2) . Also, the proposed f c programming circuit is independent from both temperature and technology variations. In fact, the remaining thermal dependency of f co in (6) is compensated here using a proportional-to-absolute temperature (PTAT) current reference circuit for I fc as proposed by these authors in [10] . As validated in Section 5, combining the V fc tuning with the addition of parallel networks of M1-C B of Fig. 3 , both f c and G values can be programmed independently. 
Blind Cancellation
Following the pre-amplifying and ltering stage, the second processing stage of the ROIC channel of Fig. 2 is in charge of performing the dierential to single-ended amplication of the active pre-amplier output respect to the blind pre-amplier reading. Here two operations are performed: cancellation of unwanted disturbing signals generated by thermal, optical, mechanical or even electrical interferences; and V /I conversion of the IR signal to be integrated by the current-mode ADC of the next stage. The transconductance amplier scheme of Fig. 5 (a) is implemented for these purposes. The linearization to preserve amplitude information of the lock-in signal is done using the classical cross-coupled dierential pair topology M1-M4 operating in strong inversion saturation [11] . Nevertheless, a new additional built-in limiter mechanism is introduced here through M5-M6, which allows programmability of the linear and saturation ranges according to 
being β and n the current factor and the subthreshold slope [12] respectively.
Pulse Density Modulation
The scheme of Fig. 6(a) is presented for the 3-level PDM section of the channel ADC of Fig. 2 , consisting of a closed loop containing an analog integrator and a window comparator. The analog integrator is based on a previous idea from these authors [13] , which exhibits high robustness against reset times. The principle of operation is as follows: during initialization (init high), the analog integrator is reset, while C res remains connected to V int ; once in acquisition (init low), I adc is integrated in C int while C res is tracking the oset, the low frequency noise and the output signal itself of the operational amplier; nally, when the ±V th threshold is reached, the comparator generates a pulse (pos or neg) causing C res to be switched to the input of the analog integrator. As a result, the charge stored in C int is compensated by the matched C res and the reset is completed.
It is important to note that this topology does not block the integration of I adc in C int during the reset time, behaving like a continuous-time integration during the full acquisition window. Thanks to the absence of dead times during the
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I gm I gm pulse width (T pulse ) of the PDM stream, as shown in Section 5, this scheme exhibits a high linear behavior even for output frequency rates (f PDM ) close to the hard limit of 1/2T pulse :
The window comparator is implemented by a very compact circuit proposed in Fig. 6(b) . Instead of generating a dual ±V th oating source, an equivalent threshold is built inside the comparators themselves through circuit asymmetries in the M1-M4 cell. In this case, supposing weak inversion saturation for M1-M2:
The bidirectional pulse counting is performed in the next stage, by the asyn- of the acquisition window T samp as:
q adc = n adc (10)
Digital First-Order Filtering
In order to overcome issues such as channel crosstalk, clock feedthrough and power wasting, an asynchronous mode of digital low-pass ltering was chosen [14, 15] . The last stage of the ROIC channel of Fig. 2 is an asynchronous 24-bit counter whose architecture is depicted in Fig. 7 . Even though here could be seen a clock input (Clk), it is used out of the analog acquisition period T samp to perform only a digital serial reading of the digital result. The counter consists of 22 identical chained counter bit modules following Fig. 8 and two special modules: the least signicant bit (LSB) module of Fig. 9 and the most signicant bit (MSB) module of Fig. 10 circuitry for the overow detection, in case of which, the overow condition ag is activated and remains latched (Overflow high) until the counter initialization is performed.
Post-Layout High-Level Modeling
As it was mentioned in the previous chapter, the presented ROIC channel has a vast number of possible congurations. In some occasions, it is necessary to carry out a large number of electrical simulations in order to determine the best conguration for dierent IR sensor types and operating conditions. Due to the complexity of electrical simulation (long simulation time and high CPU processing requirements), it is proposed to create a high-level Simulink model for the whole ROIC channel module. In this manner, not only the IC designer, but also the system designer and even the end user are provided with a simple way to preview the ROIC behavior. The complete read-out channel model of Fig. 16 , is done using a bidirectional counter as a trigger sub-block of Fig. 17 , which also models the lock-in demodulation before counting. One counting mode is activated if an event occurrs either on the Pos or on the Neg inputs. Depending on which of both pulses is detected, a sum or a subtraction from the Qadc word is performed, feeding the result back until the next event is occurred. If a zero condition of counting is detected, the overow latch is agged.
The presented high level model provides a wide system evaluation exibility. For instance, in addition to a complete channel programming, it is possible to enable or disable the noise generation for the dierent blocks together or separately, thus studying the noise contribution for each component. 
CMOS Integration and Experimental Results
As shown in Fig. 18 Figure 20 : Experimental transfer function of the PDM stage of the predictive ADC for cint=0 (a) and cint=1 (b).
Conclusions
The design and high-level modeling of a low-power, compact and fullyintegrable ROIC channel has been presented for infrared spectroscopic gas recog- 
